

FIG. 1




FIG. 2

ACT-318




FIG. 3A




FIG. 3B

ACT-318




FIG. 4

ACT-318

20




FIG. 5

1007100730




FIG. 6

ACT-318




FIG. 7






FIG. 8

ACT-318




Fig. 9

ACT-318




FIG. 10A. USER LOGIC : Implementation of AND OR circuit and register




FIG. 10B DSER Logic - With SCAN Superimposed

ACT-318




FIG. 11